





Solutions - Homework 1

(Due date: January 31st @ 11:59 pm)

Presentation and clarity are very important! Show your procedure!


PROBLEM 1 (10 PTS)

- Leading Zero Detector: This iterative circuit processes a 15-bit input (MSB first) and generates the number of leading 0's. Example:
 - ✓ If the sequence is: 0000 0000 0111 010 $\rightarrow R = 9$
 - ✓ If the sequence is: 0001 0001 0011 010 $\rightarrow R = 3$
- The figure depicts the (in ASM form) and a datapath circuit. Note: Counters. If $E=sclr=1$, $\rightarrow Q=0$.
Input data: x (entered sequentially, MSB first). Output data: R.
 - ✓ Complete the timing diagram of the digital circuit where one sequence is evaluated.



Procedure:

- ✓ Write a structural VHDL code. You MUST create (or re-use) a file for the counter, parallel access shift register with sclr, register, adder/subtractor, FSM, and top file.
 - Suggestion: Use parametric code (set up the proper parameters with *generic map*) for these components:
 - Parallel access shift registers with sclr: my_pashiftreg_sclr
 - Counter: my_genpulse_sclr (include in the top file: use ieee.math_real.log2; use ieee.math_real.ceil;)
 - Register with enable: my_rege
 - Adder/subtractor: my_addsub (addsub=0: add, addsub=1: subtract)
- ✓ Write a testbench according to the timing diagram shown (use a 100 MHz input clock). Perform Behavioral Simulation and complete the timing diagram based on the results from the Vivado Simulation window.
 - DI, D, Q and R are specified as hexadecimals.
 - Note that $RP = R[6..0]$. Also: $D = |Do[5]|De[5]|Do[4]|De[4]|Do[3]|De[3]|Do[2]|De[2]|Do[1]|De[1]|Do[0]|De[0]|$



- For completeness, the table shows different results (including cases where RP does not have the correct remainder). The first two entries correspond to the cases in the testbench.

DI	Q	RP	Comments
101010101010 (2730)	110100 (52)	0110001 (0x31)	Remainder ✓
001001101111 (623)	011000 (24)	1111110 (0x7E)	Correct remainder: $1111110 + 0110001 = AF = 2F$
111110000010 (3970)	111111 (63)	0000001 (0x01)	Remainder ✓
000100100001 (289)	010001 (17)	0000000 (0x00)	Remainder ✓
010110111110 (1470)	100110 (38)	1001101 (0x4D)	Correct remainder: $1001101 + 1001101 = 9A = 1A$
100010100001 (2209)	101111 (47)	0000000 (0x00)	Remainder ✓



- Note that RP is a 7-bit signed number. If it is positive, RP has the correct remainder. If it is negative, the correct remainder is an unsigned 7-bit number, that can be obtained by taking the 7 LSBs out of the operation $R'_0 + Q_01$.
- Verify that the simulation is correct by comparing Q and RP in your simulation window with those in the table.
- ✓ Upload (as a .zip file) the following files to Moodle (an assignment will be created):
 - VHDL code files
 - VHDL testbench

PROBLEM 3 (20 PTS)

- **Periodic Pulse Generator:** This system generates an active-high pulse (10 us) every 60 ms.



- Operation: The circuit starts generating the periodic pulse when the s signal (usually a one-cycle pulse) is asserted.
 - ✓ Input: s (start signal).
 - ✓ Outputs: p (60ms periodic pulse).
 - ✓ Clock frequency: 100 MHz.
- Sketch the circuit: FSM + Datapath components. Specify all the I/Os of the FSM, as well as the signals connecting the FSM and the Datapath components (as in Problem 2).
 - ✓ Suggestion: The Datapath only needs two counters (one for 60 ms and one for 10 us). You can use the parametric counter with enable and synchronous clear (`my_genpulse_sclr`).
 - Counter Q: 10 us counter. For a clock period of 10 ns, it counts from 0 to 999.
 - Counter R: 60 ms counter. For a clock period of 10 ns, it counts from 0 to $6 \times 10^6 - 1$.
 - ✓ Provide the State Diagram (in ASM form) of the FSM.



PROBLEM 4 (15 PTS)

- Calculate the result of the following operations, where the operands are signed integers. For the division, calculate both the quotient and the residue. **No procedure = zero points.**

10111×01110	10011×10011	$01101 \div 1001$	$1000011 \div 01010$	$101001 \div 10101$
----------------------	----------------------	-------------------	----------------------	---------------------

$$\begin{array}{r}
 10111 \times 01110 \\
 \hline
 01110 \times 01001 \\
 \hline
 11110 \\
 11111110 \\
 \hline
 011111110 \\
 \hline
 10000010
 \end{array}$$

$$\begin{array}{r}
 10011 \times 10011 \\
 \hline
 01101 \times 1101 \\
 \hline
 1101 \\
 0000 \\
 1101 \\
 \hline
 10101001 \\
 \hline
 010101001
 \end{array}$$

$$\checkmark \frac{1000011}{01010} = \frac{-61}{10}$$

$$\begin{array}{r} 000110 \\ 1010 \overline{) 111101} \\ \underline{1010} \\ 1010 \\ \underline{1010} \\ 01 \end{array}$$

To unsigned: $\frac{0111101}{01010}$

Unsigned Integer Division: $Q' = 110, R' = 1$
 $\rightarrow Q = -Q' = 2C(0110) = 1010, \rightarrow R = -R' = 2C(01) = 11$

Verification: $-61 = (10 \times -6) - 1$

$$\checkmark \frac{01101}{1001} = \frac{13}{-7}$$

$$\begin{array}{r} 0001 \\ 111 \overline{) 1101} \\ \underline{111} \\ 110 \end{array}$$

To unsigned: $\frac{01101}{0111}$

Unsigned Integer Division: $Q' = 1, R' = 110$
 $\rightarrow Q = -Q' = 2C(01) = 1, \rightarrow R = 0110$

Verification: $13 = (-7 \times -1) + 6$

$$\checkmark \frac{101001}{10101} = \frac{-23}{-11}$$

$$\begin{array}{r} 00010 \\ 1011 \overline{) 10111} \\ \underline{1011} \\ 01 \end{array}$$

To unsigned: $\frac{010111}{01011}$

Unsigned Integer Division: $Q' = 10, R' = 1$
 $\rightarrow Q = Q' = 010, \rightarrow R = -R' = 2C(01) = 1$

Verification: $-23 = (-11 \times 2) - 1$

PROBLEM 5 (10 PTS)

- Compute the result of the additions and subtractions for the following fixed-point numbers.

UNSIGNED (1 pt. each)		SIGNED	
0.101011 + 1.01101	1.01011 - 0.0001101	10.001 + 1.011101	0.0101 - 1.1110101
	1100.1 + 0.1010101	1000.0101 - 101.01001	011.0101 + 1.0111101

UNSIGNED:

$$\begin{array}{r} c_8=1 \\ c_7=1 \\ c_6=1 \\ c_5=1 \\ c_4=0 \\ c_3=1 \\ c_2=0 \\ c_1=0 \\ c_0=0 \\ \downarrow \\ 0.1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 + \\ \underline{1.0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0} \\ 1 \ 0.0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \end{array}$$

$$\begin{array}{r} b_7=0 \\ b_6=0 \\ b_5=1 \\ b_4=1 \\ b_3=1 \\ b_2=1 \\ b_1=1 \\ b_0=0 \\ 1.0 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 - \\ \underline{0.0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 1} \\ 1.0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \end{array}$$

$$\begin{array}{r} c_{11}=0 \\ c_{10}=0 \\ c_9=0 \\ c_8=0 \\ c_7=1 \\ c_6=0 \\ c_5=0 \\ c_4=0 \\ c_3=0 \\ c_2=0 \\ c_1=0 \\ c_0=0 \\ 1 \ 1 \ 0 \ 0.1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 + \\ \underline{0.1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1} \\ 1 \ 1 \ 0 \ 1.0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \end{array}$$

SIGNED:

$$\begin{array}{r} c_8=1 \\ c_7=1 \\ c_6=0 \\ c_5=0 \\ c_4=1 \\ c_3=1 \\ c_2=0 \\ c_1=0 \\ c_0=0 \\ 1 \ 1 \ 0.0 \ 0 \ 1 \ 0 \ 0 \ 0 + \\ \underline{1 \ 1 \ 1.0 \ 1 \ 1 \ 1 \ 0 \ 1} \\ 1 \ 0 \ 1.1 \ 0 \ 0 \ 1 \ 0 \ 1 \end{array}$$

$$\begin{array}{r} 0.0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 - \\ \underline{1.1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1} \end{array}$$

$$\begin{array}{r} c_8=0 \\ c_7=0 \\ c_6=0 \\ c_5=0 \\ c_4=1 \\ c_3=0 \\ c_2=0 \\ c_1=0 \\ c_0=0 \\ 0.0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 + \\ \underline{0.0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 1} \\ 0.0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \end{array}$$

$$\begin{array}{r} 1 \ 0 \ 0 \ 0.0 \ 1 \ 0 \ 1 \ 0 - \\ \underline{1 \ 1 \ 0 \ 1.0 \ 1 \ 0 \ 0 \ 1} \end{array}$$

$$\begin{array}{r} c_9=0 \\ c_8=0 \\ c_7=0 \\ c_6=0 \\ c_5=1 \\ c_4=1 \\ c_3=1 \\ c_2=1 \\ c_1=0 \\ c_0=0 \\ 1 \ 0 \ 0 \ 0.0 \ 1 \ 0 \ 1 \ 0 + \\ \underline{0 \ 0 \ 1 \ 0.1 \ 0 \ 1 \ 1 \ 1} \\ 1 \ 0 \ 1 \ 1.0 \ 0 \ 0 \ 0 \ 1 \end{array}$$

$$\begin{array}{r} c_{10}=1 \\ c_9=1 \\ c_8=1 \\ c_7=1 \\ c_6=1 \\ c_5=1 \\ c_4=1 \\ c_3=0 \\ c_2=0 \\ c_1=0 \\ c_0=0 \\ 0 \ 1 \ 1.0 \ 1 \ 0 \ 1 \ 0 \ 0 + \\ \underline{1 \ 1 \ 1.0 \ 1 \ 1 \ 1 \ 1 \ 0 \ 1} \\ 0 \ 1 \ 0.1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 1 \end{array}$$